modules := alu regfile

# for the simulation of each module
%_sim.wave:%_sim.vcd
	gtkwave -f $<
%_sim.run:%_sim
	vvp $<
%_sim:%.v
	iverilog -o $@ $<
